

COA


★ Computer Architecture:-

- It is the external view of a computer by the programmer.
- Instruction set
- No. of bits used for data representation.
- I/O mechanisms.
- Addressing techniques.

★ Computer Organisation:-

- It is the internal view of a computer and the roles that ~~played~~ the internal components play during execution of a program.
- Control signals
- Interfaces
- Memory technology

★



★ System Bus :-

- A bus is a set of interconnecting lines used to carry information.

Three types:-

(1) Address Bus :- It carries the address for the operation.
Ex - If address bus is 16-bit, we can connect $2^{16} = 64 \text{ KB}$ Memory.

→ Bigger the address bus, bigger is the memory.

(2) Data Bus :- It carries data to and from the processor.


→ Bigger the data bus, faster the processor, as it can transfer more data in one cycle.

(3) Control Bus :- It carries control signals like RD, WR etc.

→ Determines the kind of operation that will be performed on the system bus.

★ Structure and Function:-

- Structure is the way in which components relate to each other.
- Function is the operation of individual components as part of the structure.



- Processing :- computer
- Data processing is the collection and manipulation of digital data to produce meaningful information.

- Raw data collection
- Data preparation
- Data processing eg
- output

(2) Data Storage :-

- The computer is processing data on the fly (i.e. data comes in and gets processed and the results go out immediately).
- But the computer must temporarily store at least those pieces of data which are worked on at any given moment.
- Files of data are stored for subsequent retrieval and update.

(3) Data Movement :-

- The computer takes the data from the source, processes it and sends it to the destination.
- When data are received from or delivered to a ~~des~~ device, then the process is called input/output (I/O) and the device is called peripheral.

(4) Control :-

- The control unit manages the computer's resources.
- It coordinates the response in an operation in response to instructions.

★ Single Core Computer :- [structural components of computer]

- CPU
- Main memory
- I/O
- System Interconnection [system bus]

→ Major structural components of CPU :- [Processor]

(i) Control Unit :- Controls the operation of CPU.

(ii) Arithmetic and Logic Unit (ALU) :- Performs the computer's data processing functions.

(iii) Registers :- Provides storage internal to the CPU.

(iv) CPU interconnection :-

(v) ISU (Instruction sequence unit) :- Determines the sequence in which instructions are executed.

★ Multi-core Computer :-

- Multi-core computer uses multiple processors. When multiple processors reside on a single chip, then the term multicore computer is used.
- Each processing unit (consisting of control unit, ALU, registers, cache) is called a core.

- Introduction: Vacuum Tubes :-
- A fundamental design approach first implemented on the IAS computer known as the stored-program concept.
 - All ^{of} today's computers have this same general structure and function and are thus referred as von Neumann machines.

→ IAS structure:-

- (i) Main Memory
- (ii) Control Unit: I/O
- (iii) CAC (Central Arithmetic)
- (iv) CCL (Central Control)

★ Structure of IAS:-

- set of registers (storage in CPU)
 - (i) Memory Buffer Register (MBR)
 - (ii) Memory Address Register (MAR)
 - (iii) Instruction Register (IR)
 - (iv) Instruction Buffer Register (IBR)
 - (v) Program Counter (PC)
 - (vi) Accumulator Register ~~AP~~ (AC)
 - (vii) Multiplier Quotient (MQ) register.

- A fundamental design approach first implemented on the IAS computer known as the stored-program concept.
- All ^{of} today's computers have this same general structure and function and are thus referred as von Neumann machines.

→ IAS structure:-


- (i) Main Memory
- (ii) Control Unit: I/O
- (iii) CAC (Central Arithmetic)
- (iv) CCL (Central Control)

★ Structure of IAS:-

- set of registers (storage in CPU)
 - (i) Memory Buffer Register (MBR)
 - (ii) Memory Address Register (MAR)
 - (iii) Instruction Register (IR)
 - (iv) Instruction Buffer Register (IBR)
 - (v) Program Counter (PC)
 - (vi) Accumulator Register ~~AP~~ (AC)
 - (vii) Multiplier quotient (MQ) register.

- (i) MBR :- Contains a data to be stored in memory or sent to the I/O unit.
- (ii) MAR :- It stores the address of the memory from which data will be fetched to the CPU register.
- (iii) IR :- Contains the instruction which is currently executed.
- (iv) IBR :- Employed to hold the right hand ~~mem~~ instruction from a word in memory.
- (v) PC :- Contains the address of the next instruction pair to be fetched from memory.
- (vi) AC :- It stores intermediate ALU results.
- (vii) MQ :- It is also employed to hold temporarily operands and results of ALU operations.

* IAS memory Format :-




MBR (20:39) → IBR

MBR (0:7) → IR

MBR (8:19) → MAR

Instruction Cycle



1. Load M(X) 500, ADD M(X) 501 (PC=1)

MAR $\leftarrow$ PC

MBR $\leftarrow$ M[MAR]

IBR $\leftarrow$ MBR [20:39]

IR $\leftarrow$ MBR [0:7]

MAR $\leftarrow$ MBR [8:19] ^{STOR}

MBR $\leftarrow$ M[MAR]

AC $\leftarrow$ MBR

IR $\leftarrow$ IBR [0:7]

MAR $\leftarrow$ IBR [8:19] ^{LOAD}

PC $\leftarrow$ PC + 1

~~MBR $\leftarrow$ M[MAR]~~

MBR $\leftarrow$ M[MAR]

AC $\leftarrow$ AC + MBR

} ADD

2. STOR M(X) 500, OTHER INSTRUCTION (PC=2)

MAR $\leftarrow$ PC

MBR $\leftarrow$ M[MAR]

IBR $\leftarrow$ MBR [20:39]

IR $\leftarrow$ MBR [0:7]

MAR $\leftarrow$ MBR [8:19] ^{STOR}

MBR $\leftarrow$ AC

~~MP $\leftarrow$ M[MAR]~~

M[MAR] $\leftarrow$ MBR

* IAC Instruction set

Conditional branch 15 0000 1111 Jump + M(X, 0:19)
 16 0001 0000 Jump + M(X, 20:39)

Arithmetic	5 0000 0101	ADD M(X)	Add M(X) to AC, put result in AC
	7 0000 0111	ADD M(X)	Add M(X) to AC
	6 0000 0110	SUB M(X)	SUB M(X) from AC
	8 0000 1000	SUB M(X)	SUB M(X) from AC
	11 0000 1011	MUL M(X)	MUL M(X) BY MQ, most in AC, least sig. in MQ
	12 0000 1100	DIV M(X)	DIV AC by M(X), Q → MQ, R → AC
	9 0001 0100	LSH	MUL AC by 2
21 0001 0101	RSH	MUL DIV AC by 2	

Address Modify	17 0001 0000	STOR M(X, 8:19)
	19 0001 0011	STOR M(X, 28:39)

Q)

Address

Contents

08A

010FA210FB

08B

010FA 0F08D

08C

020FA210FB

		X	
<u>010FA</u>	00000001 LOAD M(X)	0FA	Transfer M(X) to AC
<u>210FB</u>	00100001 STOR M(X)	0FB	
<u>010FA</u>	00000001 LOAD M(X)	0FB	Transfer contents of ac. to memory loc. X
<u>0F08D</u>	00001111 Jump +M(X,0:19)	0FA	Total - . . .
<u>020FA</u>	00000010 Load - M(X)	0FA	
<u>210FB</u>	00100001 STOR M(X)	08D	
		0BD	
		0FA	
		0FA	
		0FB	
		0FB	

<u>Address</u>	<u>Contents</u>
08A	LOAD M(X) LOAD M(0FA) STOR M(0FB)
08B	LOAD M(0FA) Jump +M(08D)
08C	LOAD - M(0FA) STOR M(0FB)
08D	

- Q) First, memory is accessed to fetch the instruction.
Next, memory is accessed to fetch the data.

★ Evolution of Computers :-

→ Moore's Law :-

- Increased density of components on chip.
- Gordon Moore - co-founder of Intel
- No. of transistors on a chip will double every year.

★ IBM 360 series :-

- 1964
- Replaced (and not compatible with) 7000 series.
- First planned "family" of computers

- Similar or identical instruction sets
- Similar or identical O/S
- Increasing speed
- Increasing number of I/O ports
- ~~Increasing memory~~
- Increased memory size
- Increased cost

- Multiplexed Switch structure.

★ MIPS Rate :-

$$\text{MIPS rate} = \frac{f}{\text{CPI} \times 10^6}$$

f CPI = Cycle per instruction
 f = Clock frequency.

$$\text{Execution Time} = T_c \sum_{i=1}^{\infty} C_c$$

T_c = Cycle time

C_c = no. of cycles required for instruction execution.

N = No. of instruction in test program.

$$T_c \leq \sum_{i=1}^{\infty} C_c$$

$$T_c \leq \sum_{i=1}^{\infty} C_c$$

Module - 2

* Addition in 2's complement :-

Case I :- Both no's +ve, no overflow, 5 bit

$$\begin{array}{r}
 +6 \longrightarrow 00110 \\
 +7 \longrightarrow 00111 \\
 \hline
 13 \qquad \qquad 01101 \\
 \qquad \qquad \qquad \underbrace{\hspace{1.5cm}} \\
 \qquad \qquad \qquad 13
 \end{array}$$

Case-II :- Both no's +ve, overflow, 5 bit

$$\begin{array}{r}
 +9 \longrightarrow 01001 \\
 +7 \longrightarrow 00111 \\
 \hline
 16 \qquad \qquad 10000 \\
 \qquad \qquad \downarrow \\
 \qquad \text{invalid} \\
 \qquad \text{as sign bit is} \\
 \qquad \text{-ve.} \quad \downarrow \\
 \qquad \qquad \text{6 bit}
 \end{array}$$

$$\begin{array}{r}
 01001 \\
 + 00111 \\
 \hline
 010000 \\
 \qquad \underbrace{\hspace{1.5cm}} \\
 \qquad 16
 \end{array}$$

Case-III :- +ve no > -ve no, 5 bit

$$\begin{array}{r}
 1001 \\
 + 1 \\
 \hline
 1010
 \end{array}$$

$$\begin{array}{r}
 +13 \longrightarrow 01101 \\
 -6 \longrightarrow 0110 \longrightarrow 11010 \\
 +7 \longrightarrow 00111 \\
 \hline
 \qquad \qquad \underbrace{\hspace{1.5cm}} \\
 \qquad \qquad +7
 \end{array}$$

Case-4 [-ve no + +ve no]

$$\begin{array}{r}
 -15 \rightarrow 01111 \xrightarrow{2's} 10001 \\
 +9 \rightarrow 01001 \\
 \hline
 -6
 \end{array}$$

$$\begin{array}{r}
 10001 \\
 -01001 \\
 \hline
 11010 \\
 \downarrow 2's \\
 00110 \\
 \hline
 -6
 \end{array}$$

$$\begin{array}{r}
 0101 \\
 + \downarrow 1 \\
 0110
 \end{array}$$

Case-5 :- Both no's are -ve, no overflow.

$$\begin{array}{r}
 -8 \rightarrow 01000 \xrightarrow{2's} 11000 \\
 -4 \rightarrow 00100 \xrightarrow{2's} 11100 \\
 \hline
 -12
 \end{array}$$

$$\begin{array}{r}
 11000 \\
 -11100 \\
 \hline
 01100 \\
 \hline
 -12
 \end{array}$$

disc card

→ subtraction also in 5-bit.

Q) 16 bits :-

+512

$$\begin{array}{r}
 512 \quad 256 \quad 128 \quad 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1 \\
 0000.00010000000000 \\
 -29
 \end{array}$$

$$100000000000011101$$




$$\begin{array}{r}
 256 \\
 +128 \\
 \hline
 384 \\
 +64 \\
 \hline
 448 \\
 +32 \\
 \hline
 480 \\
 +16 \\
 \hline
 496 \\
 +8 \\
 \hline
 504 \\
 +16 \\
 +8 \\
 \hline
 24 \\
 +4 \\
 \hline
 28 \\
 +1 \\
 \hline
 29
 \end{array}$$

★ Multiplication! —

Unsigned Binary Multiplication

[Nothing means zero]



C	A	Q	M	operation	
0	0000	1101	1011	Initial Values	
0	1011	1101	1011	A = A + M	First cycle n=4
0	0101	1110	1011	Shift	
0	0010	1111	1011	Shift	Second cycle n=3
0	1101	1111	1011	A = A + M	Third cycle n=2
0	0110	1111	1011	Shift	
1	0001	1111	1011	A = A + M	Fourth cycle n=1
0	0000	1111	1011	Shift	

* Multiplication of Signed Binary Numbers :- [Whenever Q is -ve, last multi. 2's comp add.]

Case-I :- When multiplicand is -ve and multiplier is +ve.

$$\begin{array}{r}
 (M) - 5 \rightarrow 0101 \xrightarrow{2's} 1011 \\
 \times 7 \rightarrow 0111 \\
 \hline
 (A) -35
 \end{array}$$

$$\begin{array}{r}
 101101101 \\
 \text{discart.} \downarrow 1's \\
 00100010 \\
 \downarrow 2's \\
 00100011 \\
 = -35
 \end{array}$$

$$\begin{array}{r}
 0000 \\
 + 1011 \\
 \hline
 1011 \\
 0110 \\
 + 1011 \\
 \hline
 1101 \\
 0110 \\
 + 1011 \\
 \hline
 1001 \\
 0110 \\
 + 1011 \\
 \hline
 10001 \\
 0110 \\
 + 1011 \\
 \hline
 1010 \\
 + 1 \\
 \hline
 1011
 \end{array}$$

Case-II :- When both are -ve, [last mult $\rightarrow 2's$
 $\downarrow$
 then add]

$$\begin{array}{rcl}
 (M) \quad -5 & \rightarrow & 0101 \xrightarrow{2's} 1011 \\
 (Q) \quad -7 & \rightarrow & 0111 \xrightarrow{2's} 1001 \\
 \hline
 & & 35
 \end{array}$$

$$\begin{array}{r}
 11011 \\
 \downarrow 1's \\
 00100 \\
 \downarrow 2's \\
 00101
 \end{array}$$

$$\begin{array}{r}
 11011 \\
 \downarrow 1's \\
 00100 \\
 \downarrow 2's \\
 00101
 \end{array}$$

Case-III :- When multiplicand is +ve, multiplier is -ve. [last mu $\rightarrow 2's \rightarrow$ add]

$$\begin{array}{rcl}
 (M) \quad 5 & \rightarrow & 0101 \\
 (Q) \quad -7 & \rightarrow & 0111 \xrightarrow{2's} 1001 \\
 \hline
 & & -35
 \end{array}$$

$$\begin{array}{r}
 00101 \\
 \downarrow 1's \\
 11010 \\
 \downarrow 2's \\
 11011
 \end{array}$$

$$\begin{array}{r}
 00000101 \\
 00000000 \\
 + 10000000 \\
 11011 \\
 \hline
 11011101
 \end{array}$$


$$\begin{array}{r}
 11011101 \\
 \downarrow 1's \\
 00100010 \\
 \downarrow 2's \\
 00100011 \\
 \hline
 -35
 \end{array}$$

As sign bit is -ve.

* Booth Algorithm :- [$\downarrow$] [sign gets restored].

$$\begin{array}{r} M \rightarrow 7 \\ 8 \rightarrow 3 \\ \hline -21 \end{array}$$

A $\rightarrow$ 8



$$\begin{array}{r} 0001 \\ + 1001 \\ \hline 1010 \end{array}$$

$$\begin{array}{r} 1100 \\ + 0111 \\ \hline 10011 \end{array}$$

1) $M \rightarrow 7 \rightarrow 0111$ Yes
 $8 \rightarrow -3 \rightarrow 0011 \xrightarrow{2's} 1101$ Result
 -21

$$\begin{array}{r} 1100 \\ + 1 \\ \hline 1101 \end{array}$$

$$\begin{array}{r} 1000 \\ + 1 \\ \hline 1001 \end{array}$$

A	Q	Q ₋₁	M	Initial Values
0000	1101	0	0111	Initially
1001	1101	0	0111	A ← A - M
1100	1110	1	0111	Shift
0011	1110	1	0111	A ← A + M
0001	1111	0	0111	Shift
1010	1111	0	0111	A ← A - M
1101	0111	1	0111	Shift
1110	1011	1	0111	Shift

0000
 First cycle n=4
 $+ 1001$

Second cycle (n=3)

Third cycle n=2

Fourth cycle n=1

$$\text{Result} = A \oplus B$$

$$= 11101011$$

↓ 2's

$$00010100$$

↓ 2's

$$00010101$$

$$162421$$

$$= -21$$

②

6
x 9
54


	M	A	B	A
1000	1	0	0	1011 0000
1001	1	0	0	1011 0001
1010	1	0	1	1011 0010
1011	1	0	1	1011 0011
1100	1	1	0	1011 0100
1101	1	1	0	1011 0101
1110	1	1	1	1011 0110
1111	1	1	1	1011 0111

Array Multiplication :-

$$\begin{array}{r}
 \begin{array}{cccc}
 A_3 & A_2 & A_1 & A_0 \\
 \times \begin{array}{cccc}
 B_3 & B_2 & B_1 & B_0
 \end{array} \\
 \hline
 \begin{array}{cccc}
 \text{CY2} & \text{CY1} & & \\
 B_0A_3 & B_0A_2 & B_0A_1 & B_0A_0
 \end{array} \\
 \\
 \begin{array}{cccc}
 B_1A_3 & B_1A_2 & B_1A_1 & B_1A_0
 \end{array} \\
 \hline
 \begin{array}{cccc}
 \text{CY7} & \text{CY6} & \text{CY5} & \\
 \text{CY4} & \text{Sum4} & \text{Sum3} & \text{Sum2}
 \end{array}
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{cccc}
 B_2A_3 & B_2A_2 & B_2A_1 & B_2A_0
 \end{array} \\
 \hline
 \begin{array}{cccc}
 \text{CY11} & \text{CY10} & \text{CY9} & \\
 \text{CY8} & \text{Sum8} & \text{Sum7} & \text{Sum6}
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{cccc}
 B_3A_3 & B_3A_2 & B_3A_1 & B_3A_0
 \end{array} \\
 \hline
 \begin{array}{cccc}
 \text{CY12} & \text{Sum12} & \text{Sum11} & \text{Sum10}
 \end{array}
 \end{array}$$




★ Division of Unsigned Binary Numbers :-

$$\begin{array}{r}
 00001 \\
 1011 \overline{) 10010011} \\
 \underline{-1011} \\
 1110 \\
 \underline{-1011} \\
 1111 \\
 \underline{-1011} \\
 1000
 \end{array}$$

11 9
9

★ Restoring Algorithm :- Unsigned Binary Division [Nothing means zero]



Q) 7/3

$$\begin{array}{r} 1101 \\ + 0011 \\ \hline 0000 \end{array}$$

$$\begin{array}{r} 0000 \\ + 1101 \\ \hline 1101 \end{array}$$

$Q = 0111$

$M = 0011$


$\xrightarrow{2's} 1101$

Nothing means zero.

A	Q	operation
0000	0111	initially
0000	1110	shift left
1101	1110	$A \leftarrow A - M$ (n=4)
0000	1110	$Q_0 \leftarrow 0, A \leftarrow A + M$
0001	1100	shift left
1110	1100	$A \leftarrow A - M$ (n=3)
0001	1100	$Q_0 \leftarrow 0, A \leftarrow A + M$
0011	1000	shift left
0000	1000	$A \leftarrow A - M$ (n=2)
0000	1001	$Q_0 \leftarrow 1$
0001	0010	shift left
1110	0010	$A \leftarrow A - M$
0001	0010	$Q_0 \leftarrow 0, A \leftarrow A + M$

$R = 1$

$Q = 2$



$$\begin{array}{r} 0001 \\ + 1101 \\ \hline 1110 \end{array}$$

$$\begin{array}{r} 1110 \\ + 0011 \\ \hline 10001 \end{array}$$

* Division of signed numbers using Restoring Algorithm :-

Algorithm :-

1) ~~At each step~~

1) left shift

2) If sign of A and M is the same then

$$A = A - M$$

else

$$A = A + M$$

3) If sign of A remains the same or A and Q becomes zero, then Quotient = 1.

4) If sign of A changes, then Quotient = 0 ($Q_0 = 0$) and A is restored.

$$\begin{array}{lcl} \text{Q1} & -7 \rightarrow Q & \rightarrow 0111 \xrightarrow{2's} 1001 \\ & 3 \rightarrow M & \rightarrow 0011 \xrightarrow{2's} 1101 \end{array}$$

Nothing means zero.

A	Q	Operation
1111	1001	Initial A = sign extension of Q, n=4
1111	0010	Shift left
0010	0010	$A = A + M$
1111	0010	$Q_0 = 0$, Restored A
1110	0100	Shift left
0001	0100	$A = A + M$
1110	0100	$Q_0 = 0$, Restore A

1 1 0 0	1 0 0 0	shift left
1 1 1 1	1 0 0 0	$A = A + M$
1 1 1 1	1 0 0 1	$Q_0 = 1$
1 1 1 1	0 0 1 0	shift left
0 0 1 0	0 0 1 0	$A = A + M$
1 1 1 1	0 0 1 0	$Q_0 = 0$, Restored A

$2^1 5$
 0001

 $R = 1$

$Q = 2$

Q	A
1 1 1 0	0 0 0 0
0 1 1 1	0 0 0 0
0 1 1 1	1 1 0 1
0 1 1 1	1 1 0 1
0 0 1 1	1 1 1 0
0 0 1 1	0 0 1 1
0 0 1 1	0 0 1 1
0 0 0 1	1 0 0 1
0 0 0 1	0 1 1 1
0 0 0 1	0 1 1 1
0 0 0 0	1 1 1 1
0 0 0 0	0 1 1 1
1 0 0 0	0 1 1 1

★ Non-Restoring Algorithm for Division :-

- 1) Left shift
- 2) $A = A - M$
- 3) If result = +ve, then $q_0 = 1$ [Next step - Sub.]
- 4) If result = -ve, then $q_0 = 0$ [Next step - Add.]

Q1 $\frac{7}{5} \rightarrow Q \rightarrow 0111$
 $\frac{7}{5} \rightarrow M \rightarrow 0101 \xrightarrow{2's} 1011$

A	Q	Operation
0000	0111	Initially (n=4)
0000	1110	Shift left
1011	1110	$A = A - M$
1011	1110	$q_0 = 0$ (n=3)
0111	1100	Shift left
0000	1100	$A = A + M$
0000	1100	$q_0 = 0$ } n=2
1001	1000	Shift left
1110	1000	$A = A + M$
1110	1000	$q_0 = 0$ } n=1
1101	0000	Shift left
0010	0000	$A = A + M$
0010	0001	$q_0 = 1$ } n=0
<u>R=2</u>	<u>Q=1</u>	

* IEEE Floating Point Representation :-

11864 32 16 8 4 1 0 • . 25 . 125 . 0625 . 03125

Q1) Find the binary equivalent of 0.25.

Ans- multiply the fraction by 2 until the fractional part becomes whole.

$$\begin{array}{r} 0.25 \\ \times 2 \\ \hline 0.50 \\ \times 2 \\ \hline 1.00 \end{array}$$

• . 5 • 25
0 1

$$\begin{array}{r} 0.50 \\ 0.125 \\ \hline 0.625 \end{array}$$

* Solution is Normalization :-

$$37.25_{10} =$$

32 16 8 4 2 1 05.25 . 125 . 0625 . 03125

1 00101.01

↑ exponent

$$1.0010101 \times 2$$

mantissa

$$\begin{array}{r} 0.625 \\ + 0.250 \\ \hline 0.875 \\ 0.0625 \end{array}$$

$$7.625$$

$$111.101 = 1.11101 \times 2^2$$

$$0.3125_{10} = 0.0101_2 = 1.01 \times 2^{-2}$$

Q1 Find the IEEE FP representation of 40.15625

64 32 16 8 4 2 1 • .5 .25 .125 .0625
1 0 1 0 0 0 • 0 0 1 0

1 0 1 0 0 0 • 0 0 1 0 1

1 • 0 1 0 0 0 0 1 0 1 $\times 2^9$ → exponent
mantissa

$127 + 5 = 132 \rightarrow 1 0 0 0 0 1 0 0$
exponent

0 1 0 0 0 0 1 0 1 • • • • 0 → mantissa

Q) -24.75

32 16 8 4 2 1 • .5 .25 .125 .0625 .03125
1 1 0 0 0 • 1 • 1

- 1 1 0 0 0 • 1 1

- 1 • 1 0 0 0 1 1 $\times 2^4$

$127 + 4 = 131$

1 0 0 0 0 0 1 1 → exponent

1 0 0 0 1 1 0 0 • • • • 0

mantissa

$$Q) 1/16 = 0.0625$$

64 32 16 8 4 2 • .5 • .25 • .125 • .0625 • .03125
 0 • 0 0 0 0 1

0.0001 ~~0~~

$$1.00 \times 2^{-4}$$

$$127 - 4 = 123$$

1 1 1 1 0 1 1
 exponent

0001...0
 mantissa

0000...0
 mantissa

$$\begin{array}{r} 64 \\ + 32 \\ \hline 96 \\ + 16 \\ \hline 112 \\ + 2 \\ \hline 120 \\ + 2 \\ \hline 122 \\ + 1 \\ \hline 123 \end{array}$$

Q1) Convert the following binary to decimal.

<u>Exponent</u>	<u>Mantissa</u>
100000011	10011000...0

$\downarrow$
 $131 = 127 + 4$
 $\downarrow$
 Exponent

1.10011×2^4

11001.1×2^4
 1284211.5

$(25.5)_{10}$

10.110011
 11001.1×2^1

* Harvard vs Von Neumann architectures :-


- Harvard and Von Neumann architectures are two fundamental computer architecture designs that differ in the way they handle the storage of program instructions and data.

→ Harvard Architecture :-

- Computer's memory is divided into two separate and independent units.
- This separation allows the CPU to fetch instructions and access data simultaneously.
- Expensive
- One clock cycle

→ Von Neumann Architecture :-

- Also known as the "stored-program computer", uses a single memory unit that stores both instructions and data.
- It simplifies memory management.
- Cheaper
- Two clock cycles



RISC

* CISC

- Emphasis on hardware.
- Include multibyte complex instructions.
- Memory to Memory
- Small code sizes
- Transistors used for storing complex instructions

- Emphasis on software
- Single clock.
- Register to Register.
- Large code sizes
- spends more transistors on memory registers

* Advantages of Booth Algorithm:-

1. Reduction in partial products.
2. Faster Addition
3. Reduced Complexity
4. Improved Time complexity
5. Efficient hardware implementation.

1000000

Interrupt

* The purpose of Interrupts :-

• I/O Organisations can be of 3 different types:-

- (1) Programmed I/O (Polling / Daisy chain)
- (2) Interrupt driven I/O.
- (3) DMA

• Interrupts are useful when interfacing I/O devices with low data-transfer rates, like a keyboard or a mouse, in which case polling the device wastes valuable processing time.

→ Types of Interrupts :-


- Hardware Interrupts
- Software Interrupts
- Maskable and non-maskable interrupts.
- vectored and non-vectored interrupts.
- interrupt priority.

• Interrupt Vector :- Code loaded on the bus by the interrupting device that contains the Address (segment and offset) of specific interrupt service routine.

* Interrupt Pins :-

• x86 interrupt Pins.

- (1) INTR :- Interrupt Request. Activated with logic 1.
Level Triggered
- (2) INTA :- Interrupt Acknowledge. Activated with logic 1.
Level Triggered
- (3) NMI :- Non-maskable Interrupt. must be at logic 1.
Edge Triggered.



* Interrupt Vectors :-

- The processor uses the interrupt vector to determine the address of the ISR of the interrupting device.

- The interrupt vector is a pointer to the Interrupt Vector Table.

Each entry in the Interrupt Vector Table is 4 bytes long:

→ The first two represent the offset address and the last two ~~address~~ the segment address of the ISR.

- The Interrupt Vector Table occupies the address range from 00000H to 003FFH (1024 bytes).

$$16 \times 16 = 256$$


$$256 \times 4 = 1024$$

454

Q) Draw a circuit diagram to show how a device with interrupt vector 4CH can be connected on an 8088 microprocessor system.

Ans - $4C = 01001100$

A B C
10 11 12



- The peripheral device activates the INTR line.
- The processor responds by activating the INTA signal.
- The processor reads the data bus to get the interrupt vector.

Q) Using the Interrupt Vector Table shown below, determine the address of the ISR of a device with interrupt vector 42H.

Ans - Address in table = $4 \times 42 + 1 = 108H$

(Multiply by 4 as each entry is 4 bytes).

- offset low = $2A$ [08] = $2A$, offset high = $[209] = 33$
- segment low = $[10A] = 3C$, segment high = $[108] = 7A$

Address: $4A3C:332A = 4A3C0 + 332A = 4D6EAH$

Q) Write a sequence of instructions that initialize vector 40H to point to the ISR "isr40".

Ans Address in table = $4 \times 40 = 100H$

push ax } save registers in the stack.
push ds

mov ax, 0 } set ds to 0 to point to
mov ds, ax } the interrupt vector table.

mov ax, offset isr40 } Get in the offset
mov [0100h], ax } address of the ISR
and store it in the
address 0100h.

mov ax, segment isr40 } Get the segment
mov [0102h], ax } address of the ISR
and store it in the
address 0102h.

pop ds } Restore registers from the stack.
pop ax

* Interrupt Masking :-

- The processor can inhibit certain types of interrupts by use of a special interrupt mask bit.
- This mask bit is part of the flags/condition code register, or a special interrupt register.

★ H/W Interrupt Processing :-

- External interface sends an interrupt signal to the INTR pin.
- The CPU finishes the present instruction and checks the INTR pin.
- The contents of the flag registers are pushed onto the stack.
- Both the IF content is cleared.
- The contents of the CS and IP are pushed onto the stack.
- ~~While~~ The interrupt vector contents are fetched from (4xN) and placed into the IP.
- While returning from the IRET, the IP, CS and Flag registers are popped from the stack and return to ~~the~~ the interrupt.

→ Software Instruction :-

- INTO → Divide Error.
- INT1 → Single step operation.
- INT2 → NMIP pin
- INT3 → setting a Breakpoint. (while implementing a breakpoint function in a system).
- INT4 → Overflow.
- CLI - Clear Interrupt Flag. If IF → 0, then interrupts are disabled.
- STI - Set Interrupt Flag. If IF is set to 1, then interrupts are enabled.
- IRET → Return from interrupt.

* Programmable 82C59A

- To allow the 8086 to handle a variety of devices and priority structure, external devices are connected to the 82C59A.
- The 82C59A is programmable. The 8086 determines the priority scheme to be used by setting a control word in the 82C59A.

The following interrupt modes are available:

- Fully nested: The interrupt requests are ordered in priority from 0 through 7.
- Rotating: On some applications a no. of interrupting devices of equal priority.
- Special mask: This allows the processor to inhibit interrupts from certain devices.

* Control Unit Operation :-

- It is responsible for managing and coordinating the execution of instructions within the CPU.

* Microoperations :-

- Explain an instruction.

ADD R1, R2 → Load the contents of R1.
Load the contents of R2.
Add the contents of R1 and R2.
Store the final contents in R1.

* Fetch :-


- MAR
- MBR
- PC
- IR

Fetch Sequence :-

$MAR \leftarrow PC$
 $MBR \leftarrow M(\text{memory})$
 $PC \leftarrow PC + 1$
 $IR \leftarrow MBR$

→ Interrupt Cycle :-


$MBR \leftarrow PC$
 $MAR \leftarrow \text{save Address}$
 $PC \leftarrow \text{interrupt service routine address}$
 $\text{memory} \leftarrow (MBR)$



Q1) ISZ X → increment and skip if zero.

$MAR \leftarrow IR_{\text{address}}$
 $MBR \leftarrow \text{memory}$
 $MBR \leftarrow MBR + 1$
 $\text{memory} \leftarrow MBR$

if (MBR) == 0 then $PC \leftarrow PC + 1$



* Instruction Cycle Code (ICC):

- 00 - Fetch
- 01 - Indirect
- 10 - Execute
- 11 - Interrupt

* Types of Micro-operation:-

- Transfer & data between registers.
- Transfer data from register to external.
- Transfer data from external to register.
- Perform arithmetic or logical ops.

* Control Unit Implementation:-

- Implementation of Control Unit is broadly of two types:-

- Hardwired implementation (RISC).
- Microprogrammed implementation (CISC).

* Hardwired Control Unit Methods:-

- Most basic type of hardwired control unit.

- The behavior of the control unit is represented in the form of a table called the state table.
- The rows represent the T-states and the columns indicate the instructions.
- Each ~~instruction~~ intersection indicates the control signal to be produced, in the corresponding T-state of every instruction.
- A circuit is then connected based on every column of this table, for each instruction.

→ Advantage :-

- It is the simplest method and is ideally suited for very small instruction sets.

→ Drawback :-

- As the number of instructions increase, the circuit becomes bigger and hence more complicated.

Q) Consider a single control signal, C_5 which causes data to be read from the external data bus into the MAR.

Ans - Let us consider ^{define} two new control signals, P and Q , that have the following interpretation.

$PQ = 00$ Fetch Cycle

$PQ = 11$ Interrupt Cycle

$PQ = 10$ Execute Cycle

$PQ = 01$ Indirect Cycle

C_5 can be defined as :-

$\begin{matrix} P \rightarrow 1 \\ \overline{P} \rightarrow 0 \end{matrix}$

$$C_5 = \overline{P} \cdot \overline{Q} \cdot T_2 + \overline{P} \cdot Q \cdot T_2$$

(Fetch) (Indirect)

Q) Referring to the figures above, depict the control signals required for the execution cycle of LOAD 200 and STORE 300.

Ans

<u>LOAD</u>		<u>STORE</u>	
t_1	$MAR \leftarrow IR_{address} (C_0)$	t_1	$MAR \leftarrow IR_{address} \quad C_0$
t_2	$MBR \leftarrow Memory (C_5)$	t_2	$MBR \leftarrow AC \quad C_{11}$
t_3	$AC \leftarrow MBR (C_{10})$ (load)	t_3	$Memory \leftarrow MBR (C_{12})$ (store)

2) Express the Boolean expression for each of the control signals.

Ans. $LOAD \rightarrow A$ and $STOR \rightarrow B$

$$C_8 = A t_1 + B t_1$$

$$C_5 = A t_2$$

$$C_{10} = A t_3$$

$$C_R = A t_2$$



[2:5]

$$C_{11} = B t_2$$

$$C_{12} = B t_3$$






$$C_W = B t_3$$

3) Implement the Boolean expressions for each of the control signals using minimum number of gates.




* Flow chart / Delay Element Method :-

- 1) Hence the behaviour of the control unit is represented in the form of a flowchart.
- 2) Each step in the flowchart represents a control signal to be produced.
- 3) Once all steps are performed, the complete instruction gets executed.
- 4) Control signals perform Micro-operations, which require one T-state each.
- 5) Hence, between every two steps of the flowchart, there must be a delay element.
- 6) The delay is achieved by D-Flip-Flops. These D Flip-Flops are inserted between every two consecutive control signals.
- 7) This method is called "one hot method".
- 8) In a multiple entry point, to combine two or more paths, we use an OR gate.
- 9) A decision box is replaced by a set of two complementing AND gates.




* Sequence Counter method :-



- Most popular method.
- Logical approach of a flowchart.
- A flowchart is made and then converted to a circuit using AND and OR gates.
- We need a delay of 1 T-state between every two consecutive control signals.
- "Mod K" is used as output decoded.
- Execute, reset.
- Less number of D-Flipflops are used.

* Micro-programmed Control Unit implementation

* Wilkes' design for Micro programmed CU



- Uses micro-instructions.
- Performed by control-signals.
- It's called its micro-program.
- Address $\rightarrow$ IR $\rightarrow$ CMAR $\rightarrow$ Decoder $\rightarrow$ Address Field.

$\downarrow$
Status Field

CMAR - Control Memory Address Register.

Control field - indicates the control signals to be generated.

Address field - indicates the address of the next micro-instruction.

Adv.

- 1) flexibility
- 2) any change can be performed by simply changing the micro-instruction.
- 3) This makes modifications very easy.
- 4) Software can be easily debugged.

Drawbacks

- 1) Control memory has to be present inside the processor.
- 2) This increases the cost of the processor.
- 3) Adds more space to the control memory.

* Micro-Instruction Format :-

- The main part of the micro-instruction is its control field.
- It determines the control signals to be produced.
- Two formats :- Horizontal or vertical.

<u>Horizontal Micro-instruction</u>	<u>Vertical Micro-instruction</u>
1) Every bit of the micro-instruction corresponds to a control signal.	1) Bits of the micro-instruction have to be decoded to produce control signals.
2) Does not require a decoder.	2) Needs a decoder.
3) N bits produce N control signals.	3) N bits produce 2^N control signals.
4) Executes faster.	4) Executes slower.
5) Control memory is large.	5) Control memory is small.

* Nano-programming :-


- Combination of both vertical and horizontal form of the micro-instruction format is called Nano-programming.
- We have a two level control memory.
- Horizontal - very wide $\rightarrow$ Control memory - large.
- Vertical - narrow $\rightarrow$ control memory - small.
- Combination - Nano Programming.
- Two level control memory.
- Inst. is fetched from main memory to IR.
- Using its upcode,

Memory

* Cache Memory:-

- Cache memory is a small, high speed volatile storage located between the CPU and RAM.
- It stores frequently used data and instructions to speed up processing.
- There are typically three levels of cache: L1, L2, L3.
- L1 being the closest to the CPU and the smallest but fastest.
- L3 being the largest but slower.

* Hierarchy List:-



(1) Registers:-

- Registers are present inside the processor.
- They are basically a set of flip-flops.
- They ~~are~~ store data and addresses.
- They are very small in size typically just a few bytes.

(2) Primary Memory:-

- Main memory.
- Comprises of RAM and ROM.
- ROM is non-volatile. Typically 2MB-4MB in size.
- RAM is writable and is used for day-to-day operation. Its size is typically 4GB-8GB.

(3) Secondary Memory :-

- Increase the storage capacity, at low cost.
- Biggest component - Hard Disk.
- It is writable as well as non-volatile.
- Size - 1 TB.

(4) CACHE Memories :-

- ~~fastest~~ fastest form of memory as it uses SRAM (Static RAM).

- SRAM uses flip-flops hence is much faster than DRAM which uses capacitors.

- Size - 2MB - 8MB.

- If code and data are in the same cache then it is unified cache else it's called split cache.

- L1 → Split Cache - 4 - 8 KB

- L2 → Unified Cache - 1 MB

- L3 → Unified Cache - 2 - 8 MB.

★ Memory Characteristics :-

1) Location :-

- On-chip - inside CPU
- Internal - on the motherboard, eg - RAM
- External - connected to the motherboard, eg - Hard disk.

2) Storage Capacity :-

- Amount of data stored in the memory.

• $N \times M$

↳ Number of bits per memory location.

↓
No. of
memory

3) Transfer Modes :-

- Word Transfer :- If CPU needs some data, it will transfer only that amount of data.
- Block Transfer :- If CPU needs some data, it will transfer an entire block containing that data.

4) Access Modes :-

Memories can allow data to be accessed in two different ways :-

- Serial Access :- Here locations are accessed one by one in a sequential manner.
- Random Access :- Here all locations can be directly accessed in any random order.

5) Physical Properties :-

- Writable - Contents of the memory can be altered.
- Non-writable - Contents of the memory cannot be altered.
- Volatile - Contents of the memory are lost when power is switched off.
- Non-Volatile : Contents of the memory are retained when power is switched off.

6) Access Time

7) Reliability

8) Cost

9) Average Cost

10) Hit Ratio

* Cache Memory Mapping :-

- Cache Memory Mapping techniques are used in computer architecture and design to determine how data is mapped to specific cache lines.

→ Direct Mapping (Direct-Mapped Cache) :-

- In a direct-mapped cache, each main memory block is mapped to a specific cache line.

- The mapping is determined by taking the least significant bits of the memory address and using them as the index to select a specific cache line.

→ Associative Mapping (Fully Associative Cache) :-

- Each main memory can be placed in any cache line.

→ Set-Associative :-


- the cache is divided into multiple sets.

* Associative Mapping (Fully Associative Mapping)

- During memory operations, blocks are loaded from Main memory to Cache Memory.
- Here, any block of main memory can be mapped at any available block of Cache Memory.
- Full caching is done.


- size of main mem = $4KB = 2^{12}$
- size of cache mem = $8KB = 2^{13}$
- size of cache block (line) = 32 bytes (words) = 2^5
- No. of blocks in main mem ÷ size of block = $2^{12} \div 2^5 = 2^7$
- ~~size~~ No. of blocks in cache mem = $2^{13} \div 2^5 = 2^8$
- Main mem address = 32 bits.

- searched for 256 times.



* Direct Mapping (One way set Associative Mapping)


- sizes, addresses all same as before.
- only 1 search in Cache Memory to know if it is a Hit or Miss.



Main memory Address

* Set-Associative (Two way set Associative Mapping)

- A block of Main memory can only be mapped into the same corresponding block no. of cache memory, in any of the two sets.



* Serial Communication (RS-232) :-

- RS-232, which stands for "Recommended Standard 232", is a standard for serial communication between devices.
- It defines the electrical characteristics and signals for serial communication between devices, such as computers, modems and other equipment.
- It is one of the oldest and most widely used serial communication standards.

→ Key-Features of RS-232 :-

1. Voltage Levels :- RS-232 uses voltage levels to represent binary data. A logical "1" is typically represented by a negative voltage, while a logical "0" is represented by a positive voltage.
2. Serial communication :- Data is sent one bit at a time over a single communication line, making it a serial communication standard.
3. Asynchronous Communication :- RS-232 can operate in asynchronous mode, where the sender and receiver are not synchronized by a common clock signal.
4. Handshaking :- RS-232 supports various handshaking signals.
5. Data Rate :- RS-232 can support various data rates, commonly ranging from 300 to 115,200 bits per second.
6. Cable Length :- The max. cable length is relatively limited.

- Hardware Handshaking in RS-232 communication is a set of control signals that devices use to coordinate data transmission and reception.
- These handshaking signals help ensure that data is sent and ~~sent~~ received reliably.

→ Some common handshaking signals in RS-232 communication include:

- (1) RTS (Request to send)
- (2) CTS (Clear to send)
- (3) DTR (Data Terminal Ready)
- (4) DSR (Data Set Ready)

- Software Handshaking in RS-232 involves two special characters for starting and stopping the communication.

- These characters are X-ON and X-OFF (Transmitter on and Transmitter off).

- When the receiver sends an X-OFF signal, the transmitter stops sending the data.

- The transmitter starts sending data only after it receives the X-ON signal.

